


CD4069**CMOS IC****INVERTER CIRCUITS****■ DESCRIPTION**

The UTC **CD4069** consists of six inverter circuits and is manufactured using complementary MOS (CMOS) to achieve wide power supply operating range, low power consumption, high noise immunity, and symmetric controlled rise and fall times.

All inputs are protected from damage due to static discharge by diode clamps to VDD and VSS.

**■ FEATURES**

- * Wide supply voltage range: 3.0V ~ 15V.
- * High noise immunity: 0.45 V_{DD} typ.
- * Low Power TTL compatibility: Fan out of 2 driving 74L or 1 driving 74LS.

■ ORDERING INFORMATION


Ordering Number		Package	Packing
Lead Free	Halogen Free		
CD4069L-D14-T	CD4069G-D14-T	DIP-14	Tube
CD4069L-S14-R	CD4069G-S14-R	SOP-14	Tape Reel

CD4069G-D14-T <pre> CD4069G-D14-T +---(1)Packing Type: T=Tube, R=Tape Reel +---(2)Package Type: D14=DIP-14, S14=SOP-14 +---(3)Green Package: G=Halogen Free and Lead Free, L=Lead Free </pre>	(1) T: Tube, R: Tape Reel (2) D14: DIP-14, S14: SOP-14 (3) G: Halogen Free and Lead Free, L: Lead Free
--	--


■ MARKING

DIP-14	SOP-14
<p>Markings on DIP-14 package:</p> <ul style="list-style-type: none"> Date Code: Located above the package, between pins 10 and 11. L: Lead Free: Located below the Date Code, between pins 10 and 11. G: Halogen Free: Located below the L mark, between pins 10 and 11. Lot Code: Located at the bottom of the package, between pins 1 and 7. 	<p>Markings on SOP-14 package:</p> <ul style="list-style-type: none"> Date Code: Located above the package, between pins 10 and 11. L: Lead Free: Located below the Date Code, between pins 10 and 11. G: Halogen Free: Located below the L mark, between pins 10 and 11. Lot Code: Located at the bottom of the package, between pins 1 and 7.

■ PIN CONFIGURATION



■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATINGS	UNIT
DC Supply Voltage	V _{DD}	-0.5 ~ +18	V
Input Voltage	V _{IN}	-0.5 ~ V _{DD} +0.5	V
Storage Temperature Range	T _S	-65 ~ +150	°C
Power Dissipation	DIP-14	700	mW
	SOP-14	500	
Junction Temperature	T _J	125	°C
Operating Temperature	T _{OPR}	-20 ~ +85	°C
Storage Temperature	T _{STG}	-40 ~ +150	°C

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged.

Absolute maximum ratings are stress ratings only and functional device operation is not implied.

■ RECOMMENDED OPERATING CONDITIONS (V_{SS}=0V)

PARAMETER	SYMBOL	RATINGS	UNIT
DC Supply Voltage	V _{DD}	3 ~ 15	V
Input Voltage	V _{IN}	0 ~ V _{DD}	V
Operating Temperature	T _A	-40 ~ 85	°C

■ DC ELECTRICAL CHARACTERISTICS (V_{SS}=0V, T_A=25°C, unless otherwise specified.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
Quiescent Device Current	I _{DD}	V _{DD} =5V, V _{IN} =V _{DD} or V _{SS}			1.0	μA
		V _{DD} =10V, V _{IN} =V _{DD} or V _{SS}			2.0	μA
		V _{DD} =15V, V _{IN} =V _{DD} or V _{SS}			4.0	μA
Low Level Output Voltage	V _{OL}	I _O <1μA	V _{DD} =5V	0	0.05	V
			V _{DD} =10V	0	0.05	V
			V _{DD} =15V	0	0.05	V
High Level Output Voltage	V _{OH}	I _O <1μA	V _{DD} =5V	4.95		V
			V _{DD} =10V	9.95		V
			V _{DD} =15V	14.95		V
Low Level Input Voltage	V _{IL}	I _O <1μA	V _{DD} =5V, V _O =4.5V		1.0	V
			V _{DD} =10V, V _O =9V		2.0	V
			V _{DD} =15V, V _O =13.5V		3.0	V
High Level Input Voltage	V _{IH}	I _O <1μA	V _{DD} =5V, V _O =0.5V	4.0		V
			V _{DD} =10V, V _O =1V	8.0		V
			V _{DD} =15V, V _O =1.5V	12.0		V
Low Level Output Current (Note 2)	I _{OL}	V _{DD} =5V, V _O =0.4V	0.44	0.88		mA
		V _{DD} =10V, V _O =0.5V	1.1	2.25		mA
		V _{DD} =15V, V _O =1.5V	3.0	8.8		mA
High Level Output Current (Note 2)	I _{OH}	V _{DD} =5V, V _O =4.6V	-0.44	-0.88		mA
		V _{DD} =10V, V _O =9.5V	-1.1	-2.25		mA
		V _{DD} =15V, V _O =13.5V	-3.0	-8.8		mA
Input Current	I _{IN}	V _{DD} =15V, V _{IN} =0V		-10 ⁻⁵	-0.30	μA
		V _{DD} =15V, V _{IN} =15V		10 ⁻⁵	0.30	μA

■ AC ELECTRICAL CHARACTERISTICS (Note 1)

($T_A=25^\circ\text{C}$, $C_L=50\text{pF}$, $R_L=200\text{k}\Omega$, t_R and $t_F \leq 20$ ns, unless otherwise specified)



PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
Propagation Delay Time from Input to Output	t_{PHL} or t_{PLH}	$V_{DD}=5\text{V}$		50	90	ns
		$V_{DD}=10\text{V}$		30	60	ns
		$V_{DD}=15\text{V}$		25	50	ns
Transition Time	t_{THL} or t_{TLH}	$V_{DD}=5\text{V}$		80	150	ns
		$V_{DD}=10\text{V}$		50	100	ns
		$V_{DD}=15\text{V}$		40	80	ns
Average Input Capacitance	C_{IN}	Any Gate		6	15	pF
Power Dissipation Capacitance	C_{PD}	Any Gate (Note 3)		12		pF

Notes: 1. AC Parameters are guaranteed by DC correlated testing.






2. I_{OH} and I_{OL} are tested one output at a time.

3. C_{PD} determines the no load AC power consumption of any CMOS device.

■ AC TEST CIRCUITS AND SWITCHING TIME WAVEFORMS



■ TYPICAL PERFORMANCE CHARACTERISTICS



UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice.

